Font Size: a A A

Design of a low power asynchronous Viterbi decoder for wireless communications

Posted on:2017-11-20Degree:M.SType:Thesis
University:California State University, Long BeachCandidate:Deshpande, ParikshitFull Text:PDF
GTID:2458390008486492Subject:Electrical engineering
Abstract/Summary:
Rapid developments in the communications field have created a rising demand for low power, high speed, and low weight communication devices. The current project presents the development of a Viterbi decoder on a chip with a reduced dynamic power consumption, achieved by using an asynchronous design, which is data driven and active only when needed. The Xpower analyzer tool is used to measure the dynamic power on the designed chip, from which it is seen that the proposed design greatly improves power consumption. The results also show that there is a trade-off between dynamic power reduction, larger chip area, and reduced speed.
Keywords/Search Tags:Low power, Viterbi decoder, Dynamic power
Related items