Font Size: a A A

IP Core Design Of High Speed LVDS Driver/receiver For CMOS Image Sensor

Posted on:2019-12-29Degree:MasterType:Thesis
Country:ChinaCandidate:F J ZangFull Text:PDF
GTID:2428330548959245Subject:Engineering
Abstract/Summary:PDF Full Text Request
With the CMOS image sensor gradually moving towards high resolution and high frame rate.CMOS image sensor is increasingly demanding data transmission rates.At the same time,CMOS image sensor also has higher requirement for low power consumption.Due to their own limitations,the traditional I/O interfaces can't meet real needs.LVDS technology solves the traditional transmission technical problem that is slow speed,weak anti-interference ability and great power consumption.LVDS is the abbreviation for low-voltage differential signal interface circuit,that is a very popular interface technology.The specific electrical parameters are specified by the protocol of ANSI/TIA/EIA-644 A.LVDS can achieve the point transfer rate of nearly 2Gb/s,and has the advantage of low power consumption and low noise.It is an effective way to realize high speed and low power consumption data transmission.This paper studies and designs the LVDS interface circuit of CMOS image sensor,and successfully designs two IP cores of LVDS drive and LVDS receiver.The main contents and achievements of this thesis are as follows:1)This paper mainly studies LVDS interface circuit,and introduces the LVDS protocol standard and LVDS main technical indexes in detail.2)When we integrate LVDS interface in the CMOS image sensor,we have difficulties.This project designs two IP cores of LVDS driver and receiver,and solves the practical engineering that is encountered in this project.3)The LVDS driver designs two level shift schemes,and converts the data in the 1.2V voltage domain to the data under 2.5V voltage field.4)LVDS receiver is used to receive external clock.In this paper,50% of the external clock of LVDS signal form is converted to 50% of the internal clock of space ratio.5)This design adopts 65 nm process.Cadence software is used to design,simulate and layout wiring in this paper.6)The simulation results of the test chip achieve the data transfer rate of 1Gb/s in various extreme cases.In the actual test,functions and performance which are designed meet the requirements.
Keywords/Search Tags:CMOS Image sensor, LVDS, LVDS Driver, LVDS Receiver, Level shift
PDF Full Text Request
Related items