Font Size: a A A

Realization Of High Speed Data Acquisition And Echo Real-time Transmission Instrument

Posted on:2014-04-08Degree:MasterType:Thesis
Country:ChinaCandidate:Y Z WangFull Text:PDF
GTID:2268330422450519Subject:Instrument Science and Technology
Abstract/Summary:PDF Full Text Request
The flight experiment is a very important procedure of designing aircraft.Signals of the aircraft acquired and recorded during flight experiment is animportant reference for evaluating aircraft performance. The requirements of highspeed data acquisition, real-time signal processing and data transmission areproposed to aircraft’s data acquisition equipment as the functions of the aircraftbecome more and more complex. The needs of satisfying various requirementschallenge the designing of the aircraft’s data acquisition equipment greatly.This thesis describes the functions of the High Speed Data Acquisition andReal-time Echo Display Instrument firstly and then divides the Instrument intoseveral modules functionally. The modular division by function makes it mucheasier to complete the whole design. Three chips of dual-channel ADC with amaximum sample rate of210MSa/s ADS62P48are engaged to sample6echosignals with50MSa/s sample rate per channel. The acquired echo signals areprocessed on FPGA for digital pulse compression real-time, the validity of themethod of implementing signal pulse compression based on FPGA is proved bycontrast theoretical simulation and actual test result. Gigabit Ethernet datatransmission interface is designed through XILINX FPGA embedded systemsdevelopment methods. The Treck protocol stack supported by Treck Incorporated isused to realize the TCP/IP protocol. And on the basis of Treck protocol stack, a usercustomed application is added to meet data transfer rate requirement.Test results show that the instrument satisfies the requirements completely, andcan be used to the flight experiments of an aircraft.
Keywords/Search Tags:High speed data acquisition, Digital pulse compression, Gigabit Ethernet, Embedded system, FPGA
PDF Full Text Request
Related items