Font Size: a A A

Speed ​​data Acquisition Recording Device Research

Posted on:2007-12-14Degree:MasterType:Thesis
Country:ChinaCandidate:S K LiFull Text:PDF
GTID:2208360182477088Subject:Precision instruments and machinery
Abstract/Summary:PDF Full Text Request
The high-speed data acquisition and recording equipment designed in this paperis used to sample video signals of certain radar real-timely and afterwards whennecessary, which is belonged to high-speed, large-capability recorder in storage andtesting field. Peak value of sampling rate for each channel is 60MSPS, that is to say,peak value of total sampling rate is 360MSPS. In the recorder, 12-Bit A/D converterwhich can provides sample precision of 0.1% is used. Total data storage capacity canreach 6GByte. Using USB2.0 interface, we can read video data from the recorder anddeal with them when necessary.At first, this paper analyzed the resourceful actuality and trend of the domesticand international high-speed and large-capacity Solid State Recorder, and put forwardthe necessity and urgency to develop the technology of the high-speed andbig-capacity Solid State Recorder in our country. After detailedly analyzed the keytechniques and difficulties of the whole system, solution approach is put forward.What's more, modularization and structure methods are described in detail.Besides, the modules of the hardware design in the acquisition and storagesystem are introduced one by one according to their functions. Data acquisitionmodules, acquisition and storage control module, memory array module, signal inputsand isolation interface module, back plane module, USB control module and powersupply module etc are described in detail. Among them, explicated introduction hasbeen given to the FPGA/CPLD which is adopted as main control logic. Keytechnologies and difficulties of each tache are analyzed and discussed in detail, andthen reasonable solutions are putting forward to solve them.At the end of the paper, some key techniques having important influence onhigh-speed digital design are discussed, with emphases on analysis and discussion tothe problem of the signal integrality such as crosstalk, reflection and ringing etc.
Keywords/Search Tags:High-speed signal, Acquisition and recording, Solid State Recorder, CPLD/FPGA, Signal integrality
PDF Full Text Request
Related items