Font Size: a A A

Research And Design Of The 10 Bit High-Speed Pipelined Analog-to-Digital Converter For Wireless Access System

Posted on:2011-09-01Degree:MasterType:Thesis
Country:ChinaCandidate:B LiFull Text:PDF
GTID:2178360305999093Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
The Analog-to-Digital converter(ADC) acts as the interface part between digital processors and analog signals. Its performance directly limits the performance of the whole electrical system, so it is very important to design a suitable A/D converter for this application. There are many ways in high performance ADC design, in which pipeline structure is more popular. It is because that the pipeline ADC is a good compromise between speed and precision, and that its structure is more suitable for CMOS process techniques. The design of high performance pipelined A/D converter has been an important subject in recent years. A 10 bit,1.5bit per stage and 20MSPS pipeline structure ADC is designed independently. The works below are presented in this thesis.1. This thesis makes the pipeline A/D converter as the research point after plentiful references investigation. The system structure is designed. Based on it, the system simulation including system error is also been done and the thesis gets the result of the error tolerance range of the whole system.2. Based on the system function, the ADC is divided into some modules, including:residual amplify, the comparator which can compare the input signal and reference voltage, sub-DAC cell, clock, error correction and glitch eliminated circuits etc. The circuits of these modules are designed and simulated using the model of IBM 0.13μm CMOS double poly doule metal process. Among these modules, the glitch eliminated circuit which is composed by a 10-bit register and a simple clock delay circuit is designed independently.3. The thesis also introduces the full custom layout design of some important modules and the whole system. The chip occupies 2500μmx1300μm.4. The thesis makes a deep research about the matching and symmetry problem in analog circuit layout design and a way called "Symmetric Feasible" in place of layout design is put forward. The way can not only used in the full custom layout design, but also be used in the design of Analog Layout Assistant(ALAS) software.
Keywords/Search Tags:analog-to-digital converter, pipeline, switch-capacitor, symmetric layout, digital error correction
PDF Full Text Request
Related items