Font Size: a A A

Low Power Design And Research Based On UPF

Posted on:2021-04-08Degree:MasterType:Thesis
Country:ChinaCandidate:X ZhouFull Text:PDF
GTID:2518306050954179Subject:Master of Engineering
Abstract/Summary:PDF Full Text Request
In recent years,with the rapid development of the integrated circuit,the semiconductor process has continued to progress,the size of transistors and the area of chips have continued to shrink,integration has continued to increase,performance has continued to improve,and the operating frequency of chip has become higher and higher,which directly has led to huge increase on the power consumption of the chips.The increase in power consumption not only makes the endurance of consumer electronics devices worse,but also causes the local power density of the chip to become larger and larger.The rises of local temperature on chips,the increase of the cost on heat dissipation and packaging,cause chip failure time to become shorter,speed of chip to become slower,and leakage current to be larger.Therefore,the design challenges brought by power consumption are getting bigger and bigger,and low power consumption design has become an important link in chip design.This paper not noly studies the sources of digital circuit power consumption,but also analyzes the components of dynamic power consumption,static power consumption as well as their influencing factors,and further analyzes various low power design methods.Then based on the research of traditional low power design methods,this paper studies the low power design methods based on Unified Power Format(UPF),introduces and analyzes the concept and design flow of UPF,studies the UPF design rules of various low power standard cells and design methods for Power Management Units(PMU)in UPF.Finally,the low power design method such as multi voltage,clock gating,power gating,multi threshold voltage and process based on UPF are applied to the AMOLED driver chip design.Based on the UMC 40nm CMOS process,the target operating frequency of this chip is 100MHz,the total power consumption is 60 mW at most,and the area is 2.6 million square microns at most.Firstly,during the RTL(Register Transfer Level)design phase,different clock management strategies are used to reduce power consumption according to different display modes of the chip.In addition,clock gating cells are manually inserted according to the working state of each image processing algorithm to reduce dynamic power consumption.Secondly,the UPF low power architecture of the chip is planned and designed.The system is divided into different voltage domains according to different display modes.The UPF is used to describe the low power architecture of the AMOLED driver chip.Then,the power management module(PMU)is researched and designed to realize the switching of power states in different display modes and the timing control of special low-power standard cells.In addition,MVSIM-native and VCS tools from Synopsys are used to simlate and verify RTL design and UPF design,which aimed to ensure the correctness of the UPF low power intent and power management module design in the front-end design.Next,the Design Compiler tool is used to complete low power logic synthesis based on UPF.During the synthesis phase,the multi-threshold voltage design method is used to reduce static power,and a netlist containing special low power standard cells is generated.Then multi-voltage rule check is performed on the netlist,and static timing analysis is performed using the Prime Time tool.The analysis results meet the target operating frequency.Finally,PTPX(Prime Time PX)tool is used to analyze the power consumption results.In this paper,the AMOLED low power design based on UPF has a total power consumption of 47.8mW under normal display mode,a total power consumption of 23.2mW under AOD(Always-on Display)display mode,and a total power consumption of 0.1369mW under sleep in mode.However,the traditional AMOLED design consumes 63.4mW in normal display mode,30.7mW in Always-on Display(AOD)display mode and 0.4019mW in sleep in sleep mode.By Comparison,the power consumption of low power design based on UPF in the three modes has been respecttively reduced by 24.61%,24.43%,and 65.94%.In addition,the influence of low power design based on UPF on the timing and area of the circuit is also analyzed.The research results show that the low power design method based on UPF in this paper meets the target power consumption,timing,and area requirements of the AMOLED driver chip design.
Keywords/Search Tags:Low power, UPF, Clock gating, Power gating, Multi voltage
PDF Full Text Request
Related items