Font Size: a A A

Design And Authentication Of Ethernet Access Control System

Posted on:2010-03-31Degree:MasterType:Thesis
Country:ChinaCandidate:G K LiuFull Text:PDF
GTID:2178360275973672Subject:Pattern Recognition and Intelligent Systems
Abstract/Summary:PDF Full Text Request
Ethernet is a communication protocol which is employed the most widely in local area network (LAN). Most methods of access control today are used to prevent illegal IP users from accessing Network outside LAN. However, they can not stop the mutual accessings between host computers inside the LAN that is connected by hub, which will destroy the mechanism of QOS. So the research of access control inside LAN is valuable for securing QoS and safety of network.The existing researches on access control are introduced firstly. Then the protocol of Ethernet, which is followed by a method of access control based on the layer of data link for the purpose of access control inside Ethernet. Then the master plan, including the inner structure of the whole access control system, the module dividing and the design of FPGA is expatiated, especially the most important part of the system called Collision Generator. After that, the detail of each module with testing data results and simulation waveform is given out.In the paper, solutions to the key functional modules of access control system such as Receive module, Transmit module and the interface between MAC and PHY are given based on FPGA and verilog HDL. There exists a key point that how to divide and define each module when designing the system. What also very important is that how to coordinate and interconnect these modules. Method of Top-down is also applied to design. The interface signals between modules are defined to communicate for the interconnection, and the internal timing of the module is controlled by states machine. The implementation of Access control function is designed based on Xilinx's FPGA in this paper. The key modules are described with Verilog HDL in RTL level. At last, a testbench is written to simulate the modules.
Keywords/Search Tags:Ethernet, Access Control, Collision Generator, FPGA, Verilog HDL
PDF Full Text Request
Related items