Font Size: a A A

Design Of Signal Acquisition And Data Processing System For Charge ASIC Based On SoC

Posted on:2022-05-09Degree:MasterType:Thesis
Country:ChinaCandidate:R L ChenFull Text:PDF
GTID:2518306500456304Subject:Master of Engineering
Abstract/Summary:PDF Full Text Request
With expanding scale in particle physics experiments in recent years,resulting in more channels of front-end readout electronics on detector.Application Specific Integrated Circuit(ASIC)replaces the front-end electronic circuits built by Conventional discrete components.It better meets the high-density,high-case rate,and high-speed readout requirements and is widely used in modern experiments.The detector front-end charge readout ASIC(charge ASIC)collects charge pulses and outputs analog signals when used,it needs a supporting electronic system to complete the signal collection and data processing.Among the options for building electronic systems,System On Chip(SoC)has great advantages as a new architecture platform that has become popular in recent years.The SoC chip integrates field programmable logic array(FPGA)and high performance hard-core processor internally.Compared with the traditional "FPGA+ processor" dual-chip solution,it effectively reduces the size and power consumption of the readout electronics hardware,greatly improves the effective bandwidth between the FPGA and the processor,and better meets the requirements of large amount of data and high-speed data read-out brought by collecting charge ASIC signal.According to actual needs,this thesis designs a set of charge ASIC signal acquisition and data processing system based on ZYNQ SoC chip of Xilinx company.In order to solve the signal readout problem of the charge ASIC,a new readout electronics system solution is explored.The main tasks completed are as follows:First,analyze the working principle and signal readout requirements of the front-end charge measurement ASIC chip,determines the technical route of the acquisition and data processing system,and formulates the design scheme.Second,the system design is completed according to the scheme.The system consists of two parts: data acquisition board and upper computer software.The data acquisition board uses the ZYNQ SoC chip as the control core,which completes the functions of signal acquisition,calibration source generation,temperature and current monitoring,data processing and uploading.The upper computer can configure working parameters,display the sampled signal waveform and system status in real time,and complete the storage of experimental data.Finally,the preliminary function test and performance index test are carried out on the system.The test results show that the system has realized basic functions such as signal acquisition and data upload,calibration source generation,status monitoring,and data storage.In terms of performance indicators,the random noise of each channel is less than 2LSB,the effective bit is 8.9 bits,and the non-linearity is better than 0.7%.The peak upload rate of the single board reaches 600 Mbps,the static power consumption is less than 5W,and the power consumption at full speed is less than 8W,which meets the requirements of the charge ASIC for the electronic system.
Keywords/Search Tags:Particle detector readout, Charge measurement, ASIC, SoC, Data Acquisition
PDF Full Text Request
Related items