Font Size: a A A

Design And Preliminary Study On SRAM-based FPGA Fault-tolerance

Posted on:2018-07-02Degree:MasterType:Thesis
Country:ChinaCandidate:L Y LiFull Text:PDF
GTID:2428330566451348Subject:Radio Physics
Abstract/Summary:PDF Full Text Request
In the past several decades of China Aerospace industry,SRAM-based FPGA has been widely used in circuit system of spacecraft,because it has low development cost,short development cycle,diversity and repeatability and the data processing efficiency and flexibility.However,there are a large number of high energy particles in the harsh space radiation environment,the impact of these high energy particles will have a lot of effects,the most prominent is the Single-Event Upset effect(SEU).In order to make the SRAM-based FPGA better adapt to the space environment and resist the radiation effect,the technology of fault tolerance needs to be studied with enormous attention.How to resist Single-Event Upset in SRAM-based FPGA is studied in this paper,mainly based on Readback and Scrubbing.The basic idea of this method is compared with external anti radiation ability of the chip to control the target FPGA,its core idea is the configuration data of FPGA real-time monitoring and Readback,and compared with the original configuration data,when the two are different,determine whether the reconfiguration of FPGA.The method has higher stability and real-time performance,but its external control circuit design is more complex,and the system resources occupy larger.According to this scheme,this paper first confirms the experimental object for the Xilinx Virtex-Ⅱ XC2V3000,and on the basis of the principle of the needs of the whole experiment,such as the Virtex-II FPGA configuration principle,SelectMAP configuration model,Readback technology in detail,then the design and build up the demonstration system and gives the whole system the working process,the design and Simulation of the main links of the final code.Through the experiment on the hardware platform,complete the configuration of FPGA on the Master Serial mode,determine the stability of the hardware circuit of the system;the preliminary investigation of the FPGA Master SelectMAP model and configuration,the results and the fail of the method for constraint PROM read from the data and model;and from the Slave SelectMAP model configuration under the three subdivision steps,completed the read control chip for PROM configuration data,the configuration data and format conversion from normal and output mode under the control of the configuration data,for the ultimate realization of Readback,Scrubbing method lays the foundation on.
Keywords/Search Tags:FPGA Fault-tolerance, FPGA Configuration Model, Readback, Scrubbing
PDF Full Text Request
Related items