Font Size: a A A

The Design And Implementation Of Four-channel Signal Acquisition And Generation Control Modules Based On Virtex-6

Posted on:2018-06-21Degree:MasterType:Thesis
Country:ChinaCandidate:Y DuFull Text:PDF
GTID:2348330512481362Subject:Instrument Science and Technology
Abstract/Summary:PDF Full Text Request
In the field of electronic technology,the signal measurement process consists of two parts: the signal acquisition process and the signal generation process measurement.The signal acquisition system typically needs to be done by a sensor and an ADC(analog-to-digital converter),and the signal generation system typically requires a signal generation module and a DAC(digital-to-analog converter).The purpose of this paper is to design a four-channel signal acquisition and generation control module based on Virtex-6.The signal acquisition and control module is directly related to the configuration of ADC and DAC.The ADC has a sample rate of 240 MSPS and a dual-channel analog input,with the model ADS62P49 is selected.The DAC has a update rate at 480 MSPS and a dual-channel analog output,with the model DAC3283 is selected.Then this paper designs the FPGA logic for the above three kinds of chips respectively.FPGA logic design is summarized as five parts: First,AD9518,ADC and DAC SPI configuration module.Second,the AD9518,ADC and DAC SPI configuration emulation module.Third,ADS62P49 to DAC3283 data conversion processing module.Fourth,the DAC3283's data is synchronized to the clock signal,the frame signal and the transmit enable signal generation module.Fifth,it is convenient to directly test the DAC function of the Direct Digital Synthesizer module(generate sine wave and square wave signal).The reason why A / D and D / A are chosen as the verification means is that A / D and D / A are the most common and most typical in electronic systems.At the end of the paper,the author uses ChipScope to analyze the ADC data,and the performance of the DAC are tested,the test shows that FPGA logic design is correct,ADC sampling rate and DAC update rate have reached the design requirements.
Keywords/Search Tags:Signal acquisition and generation systems, FPGA logic, Dynamic Reconfiguration, Direct Digital Synthesizer
PDF Full Text Request
Related items