Font Size: a A A

The Implementation Of FPGA For MP3Audio Decoder

Posted on:2013-08-15Degree:MasterType:Thesis
Country:ChinaCandidate:X J ZhangFull Text:PDF
GTID:2268330392965577Subject:Physical Electronics
Abstract/Summary:PDF Full Text Request
Nowadays MP3has become the most popular music format, comparing with other format, MP3format except in its sound quality, compressibility has an advantage,in current propagation universality and the Internet free download aspect, also has an absolute advantage.So MP3become the most widely used mobile device. And the core of a MP3is decoder.So we focused on the MP3decoder, studied the MP3decoding circuit design and the implementation on FPGA.This paper mainly introduced the MP3file format and decoding principle, based on FPGA hardware development platform, design and implementation of the MP3decoder. Based on Altera company’s Cyclone Ⅱ series of EP2C35F672C6development platform, use Verilog HDL hardware description language to MP3decoding system of each module in hardware design, and it is a great characteristic of this paper. According to the overall design process of decoding module partition, mainly divides into:side_information decoding module, scale_factor module, Huffman decoding module, inverse quantization module, relining module, stereo module, aliasing reconstruction module, IMDCT module, etc.1. In order to speed up the decoding, the inverse quantization module adopted improved look-up table method, namely except8look-up table method, only basic lookup table about one8of the storage space, and reduced the number of the cache access, to a great extent, improved the operation speed and precision.2. In IMDCT modules, IMDCT (Inverse Modified Discrete Cosine Transform) is a very large amount of calculation, and the time is the longest, so the optimized algorithm is very necessary. This paper adopted the easy to hardware implementation of the recursive algorithm, and the improved algorithm is derived the steps, combined with the algorithm achieve the aim of the structural optimization.3. Use Verilog HDL hardware description language to realize the function of each module, and the main modules after the comprehensive, simulation, analysis of the simulation results, realized the MP3decoder function.Through simulation, the design to realize the basic function of the MP3decoder, and accelerate the decoding speed. So it has a broad prospect of application.
Keywords/Search Tags:MP3decoder, Verilog HDL, FPGA
PDF Full Text Request
Related items