Font Size: a A A

Design Of Usb Device Interface Based On FPGA

Posted on:2013-07-03Degree:MasterType:Thesis
Country:ChinaCandidate:J YouFull Text:PDF
GTID:2248330371995125Subject:Optical Engineering
Abstract/Summary:PDF Full Text Request
Currently, there are many excellent features in USB interface, like fast transmission, flexible, low cost, easy to use, etc. With the increasing number of consumers, the investment of research in USB technology is also growing. It makes this technology developed rapidly and more equipments with this interface have appeared. According to the survey, the number of USB electric products has reached to27.9hundred million in2010from13hundred million in2005. Therefore, this research is of great value in market and has a broad appropriate prospect.This article researches the USB protocol, according to a chip CY7C68013made in Cypress Semiconductor company, designed a interface with USB2.0supporting both full-speed and high-speed model to transport data, finally it is tested and verified through FPGA.Firstly, structure and protocol of USB2.0is analyzed in detail from many angles, including system structure, properties of physics interface, data traffic flow, protocol specifications and so on.Secondly, designing process of FPGA is researched. The way of Using of developing chip and software is summarized. And then, referring to the basic construction of chip CY7C68013,the design of USB2.0interface is described from PHY module, UTMI module, protocol layer PL module, controlling and status register module, memory unit and moderator module.Finally, ISE software which is designed by Xilinx company is used, and all kinds of modules are described by Verilog HDL language, also the testbench of module are composed. After that, the modules are function simulated by the software ModelSim. The result demonstrates that the correctness of designing in interface logic, and the system could communicate with PC. This result testifies the feasibility of this plan.
Keywords/Search Tags:FPGA, USB Device interface, Verilog HDL
PDF Full Text Request
Related items