Font Size: a A A

Research And Realization Of Timing Synchronization Technology In High-rate Data Transmission System

Posted on:2012-01-08Degree:MasterType:Thesis
Country:ChinaCandidate:Y M FuFull Text:PDF
GTID:2218330362960532Subject:Information and Communication Engineering
Abstract/Summary:PDF Full Text Request
In recent years, there is a huge demand for wide-band satellite communication systems, in which high-rate data transmission technology is a pivotal issue, both in civil and military field. So the development of the high-rate data transmission technology is of significance for solving the problem of space-to-earth high-rate data transmission.Nowadays, high-rate data transmission system is mainly realized using all-digital modem architecture, in which timing synchronization scheme is a key need-to-be-solved problem. Based on the program<High Data Rate Modem Equipment Development^ some important issues are analyzed and discussed referring to the timing synchronization schemes in digital communication receivers:Firstly, theoretical performance analysis of timing synchronization module is less involved in current literature. In-depth analysis and research on this problem is carried out in this dissertation, which systematically presents the modeling methods for each sub-module of the Gardner timing recovery loop. Based on digital phase lock loop theory, a comprehensive simulation and analysis for the system performance is provided. In the meantime, simulation and analysis for square timing recovery loop is also presented.Then, aiming to avoid the drawbacks of both algorithms in practice, the dissertation studies several useful improving measures. The conclusion drawn from these studies is presented, which services as a reference for the more demanding situation.Finally, the realization details of the timing recovery module and some other related modules are presented.
Keywords/Search Tags:high-rate data transmission, timing synchronization, Gardner timing error detector (TED), digital phase lock loop (DPLL), square timing error detective algorithm, FPGA
PDF Full Text Request
Related items