Font Size: a A A

Research And Implementation On PCI Core Module Based On FPGA

Posted on:2010-06-02Degree:MasterType:Thesis
Country:ChinaCandidate:L ZhouFull Text:PDF
GTID:2178360275997550Subject:Computer system architecture
Abstract/Summary:PDF Full Text Request
On the basis of achieved high-speed serial communication platform, for further research, this experiment is to design an open-source PCI core which is as a substitute for Xilinx LogiCORE PCI Core, in order to make PCI core occupy less resources and get faster transferring speed under target mode. Besides, it is also to make a platform for future research on PCI core new functions.Under this background, based on FPGA, PCI core as the key part of the Serial Communication Interface is designed to be the bridge between PCI Bus interface and user logic interface, making user logic avoid the complicated PCI Bus protocol. The XC2S200-6FG456C system development board of Spartan-II FPGA chip is used as the Serial Communication Interface hardware experimental platform. In this experiment, a PCI core which support configuration read / write transactions, single-cycle mode read / write, burst-mode read / write, command / address decoding function and data transmission error detection and treatment function is designed.This paper demonstrates how to design the Serial Communication platform whose key part is the PCI core. Firstly, it introduces programming language, software and hardware platform of the XC2S200-6FG456C system development board of Spartan-II FPGA chip. Then, it tells the PCI bus command, PCI core supported functions, the definition signals of PCI core both sides and configuration module of PCI core. Besides, this paper investigates the receiving and sending data process of PCI core state machine and analyzes the PCI core data function simulation graphics of configuration read / write transactions, single-cycle mode read / write and burst-mode read / write transmission. Other than this, it tells the operation of pin-bound flow. Finally, it introduces the WDM driver of PCI core, including introduction of diver, driver development, interruption, communication between driver and application and the analysis results of application. Finally, compared with Xilinx LogiCORE PCI Core, several performances of PCI core are analyzed. The design of this module is compact and it accomplishes the sending and receiving data process.This design uses Verilog HDL and Xilinx ISE7.1 to complete the design, synthesis, place&route, and processes function and timing simulation in Modelsim, to analyze the design online. The WinXP driver for PCI Core Communication Interface is written by using DriverWorks and uses VC++ 6.0 to develop the test program. Finally, the system is downloaded to the XC2S200-6FG456C experiment board and work well after being verified and implemented.This paper points out the problems and the further work at the end of this thesis.
Keywords/Search Tags:FPGA, PCI CORE, PCI, WDM
PDF Full Text Request
Related items