Font Size: a A A

The Design Of High Speed Communication Adapter Based On Multi-parameter Digital Sensor Array

Posted on:2010-01-03Degree:MasterType:Thesis
Country:ChinaCandidate:K P NaFull Text:PDF
GTID:2178360275985502Subject:Precision instruments and machinery
Abstract/Summary:PDF Full Text Request
The technology on aerocraft surface measurement and data processing is not mature and testing system is not perfect in our country. Data can only be transmitted through telemetering system which is limited by wireless bandwidth and can't record real-time data.The project"the design of high speed communication adapter based on multi-parameter digital sensor array"is assigned to design a system to record several channels of multi-parameter data real-timely as to make up the defect of the telemetering system bandwidth and share the burden from the recording system. Data is stored in FLASH memories and can be analyzed after recovery.Based on the principle of reliable design, modularization and miniaturization, a scheme of recording eight channels of data in parallel mode is put forward after analyzing specific characteristic of data. The aerocraft surface testing system for data recording can be divided as: Ethernet transport module(CP2200),protocol analysis module(MCU),FPGA module, FLASH storage module.The project accelerates the transmission of data by taking C8051F120 for MCU using 10/100Mbps bandwidth of the Ethernet, and making use of Ethernet chip CP2200 to connect with upper computer. Besides, the thesis also introduces hardware structure of system realization and design for CP2200's device driver.In order to make full use of FPGA, the thesis gives the idea for integration of internal FIFO, puts forward a method to limit chances of metastability and the way to judge empty, half-full ,full state of memory correctly and makes an introduction to how to use FLASH memory including the treatment of initial invalid block. An UART module realizing deserialize and a data coding module for encoding eight channel data and taking control of reading data are designed in succession. For the purpose of connecting FPGA with Ethernet transport module, the thesis shows us controlling and logical module of an Ethernet port.This scheme verified by simulation and analysis is extremely feasible.
Keywords/Search Tags:sensor array, FIFO, FLASH memory, FPGA, CP2200
PDF Full Text Request
Related items