Font Size: a A A

The ASIC Design Of Rijndael Based On 65nm Technics

Posted on:2009-11-12Degree:MasterType:Thesis
Country:ChinaCandidate:N D NingFull Text:PDF
GTID:2178360242990271Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
The development of the integrated circuit has been in the stage of VLSI and SOC. The 90nm characteristic size and 12 inch of the integrated circuit is made on a large scale.Today, 65nm technology is growning up,and the technology is used in much of the designing of chips.Using the technology level of 65nm,some of intergrated circuit company in our country can make a chip which contains about one hundred million logic gates.The development of the technology of intergrated citcuit profit from the technology of semiconductor such as SOC etc.The intergrated cirtuit infiltrate into every place of information industry.Along with the development of the technology of communication,data storage and data processor,the security of informations in the information society is much more regarded by people.The field of keeping individual information security and keeping communication security becomes more and more popular.The apprearance of security hard disk and security router means a new renovate in digital technology.The most import thing is that,all the renovate must run on encrypt chips.At present,trio-DES is one of the most maturity technology of encrypt chips.But it can not protect informations under the mighty attack.Rijndael is the new advance encrypt standard,that is much more safe than DES.So the Rijndael encrypt chips are becoming more and more prevail.In order to solve this problem, this paper deals with a Rijndael emcrypt ASIC based on the Mix-design idea.The Mix-design means a design method that can improve the emcrypt system performance.It is based on the factor of 65nm technology level and that of Rijndael's characteristics. The ASIC uses IBM 65nm technology.The system maxmum work frequency is 320MHz.The data throughput can achieve between 4Gbps and 40Gbps.In the design, this paper contains the low power design method of 65nm technology.The method effectivly reduces system power consuming.There are some IP cores which are used to improve performance of the system.These IP cores'technology is very mature.This paper schieves a fast orking,low power and high security encrypt ASIC.In the last part of this paper,there are some suggestions which used to guid the next stage of research.
Keywords/Search Tags:65nm Technology, ASIC, Low Power Design, Rijndael
PDF Full Text Request
Related items