Font Size: a A A

The Design And Verification Of Emulation/Test Module In YHFT-DSP

Posted on:2008-05-02Degree:MasterType:Thesis
Country:ChinaCandidate:X F ChuFull Text:PDF
GTID:2178360242498882Subject:Software engineering
Abstract/Summary:PDF Full Text Request
DSP (Digital Signal Processor) is a kind of embedded processor for digital signal processing. YHFT-DSPs are a series of 32-bit high performance DSP chips designed by Computer School of National University of Defense Technology. In this paper, based on the study of characteristics of the YHFT-DSP structure, combining DSP developing software development and testing function, we designed and implemented the emulation/test module which is compatiable of the Jiont Test Action Group criterion.The emulation/test module is important part of DSP's hardware. It is made up of Emulation/Test Access Port, Control Domain Access Port, Control Domain, Analysis Domain and Boundary Scan Register.the emulation/test module provide debugging function,for example setting and cancelling hardware and software breakpoint, controlling instruction pipline, reading and writing CPUcore register and memory etc; and also provide testing function of scan out and scan in Boundary-Scan Register, design for test and so on.This paper, analyzed the functions of the emulation/test module, accomplished the design of architecture, expanded the length of instruction register in JTAG, increased emulation commands, brought forward a emulation debug control mechanism with exact cycle boundary, finished the RTL-level coding of the emulation/test module, and achieved module verification and system verification for the design. The results of verification have proved that the functions of the emulation/test module were correct, and achieved the design aim. It has been used by YHFT-DSP design and has been put into production .
Keywords/Search Tags:YHFT-DSP, JTAG, The Emulation/Test module
PDF Full Text Request
Related items