Font Size: a A A

Design Of Low-Cost Multimedia And SOPC Platform Based On FPGA

Posted on:2008-07-04Degree:MasterType:Thesis
Country:ChinaCandidate:R H ZhouFull Text:PDF
GTID:2178360215482356Subject:Mechanical and electrical engineering
Abstract/Summary:PDF Full Text Request
Deep sub-micron technology in IC (integrated circuits) makes use of FPGA (Field Programmable Gate Array) chip increasingly. Performance, price and time to market of electronic products, not only push FPGA into a wide range of fields, such as multimedia signal processing, front-end verification of digital IC design and so on, but also make its speed increasingly. With rapid development, electronic system becomes larger scale, smaller size and higher speed. Clock frequency of electronic system increases rapidly and edge of the signal continuously steep. Electrical performance of the system is more seriously impacted by trace lines interconnection and layer characteristics of printed circuit board.The study of the subject is as following: According to the analysis of signal integrity and electromagnetic compatibility for high-speed digital system. A stable, efficient and low-cost FPGA development board and its daughter-board were designed. On these boards, a kind of digital image processing system based on JPEG (Joint Picture Experts Group) standard runs stable, and an interrupt controller contained Xilinx MicroBlaze 32-bit SOPC (System on a Programmable Chip) soft IP (intellectual property rights) works smoothly. This will present a preferable design and development program for this area which FPGA is now widely used in.In addition to the completion of the system tasks, two innovations achieved. One is ping-pong cache controller in front-end video processing system. Second is structural optimization in multi-functional image acquisition interface, these two have been published in national journals.
Keywords/Search Tags:FPGA, JPEG, SOPC, SI, EMC
PDF Full Text Request
Related items