Font Size: a A A

Research And Design Of 8 Bit MCU Based On RISC

Posted on:2007-10-04Degree:MasterType:Thesis
Country:ChinaCandidate:X Q HuaFull Text:PDF
GTID:2178360185965454Subject:Electrical theory and new technology
Abstract/Summary:PDF Full Text Request
Micro-Controller Unit (MCU) is the key component of many digital systems. To successfully design a MCU with our own intellectual property is not only with great challenge but also our pursuing ideal and goal because MCU is very complicated in structure and calls for high requirement in such aspects as robust, area, speed, power consumption and function. The subject of this thesis—An eight bit embedded RISC Microcontroller Unit IP Core design is just a helpful try and practice with this methodology.This paper gives complete analysis for the instruction set, system architecture and system time sequence of PIC16C5X on-chip computer. Based on analysis, we finished the architecture design and the division of the functional modules. Allowing for the PIC16C57 MCU can not suit the high speed situation, we improving the clock structure through using one clock instead of the original four clock technology. Cooperating the instruction work step, the new clock structure executed one clock cycle per instruction. Additionally, we exactly designed the central process department: Arithmetic Logic Unit. The clock frequency of the improving MCU should be higher than the highest frequency of PIC16C5X MCU.This MCU is described by using Verilog hardware design language and designed in the way from top to down. Many crossed architecture programs are used to test the source programs of the improving MCU. We used the coverage rate to deal with the stand or fall of the code. It is also assuring the reliability of the total test.Lastly, we use the high level synthesis tool Synplify to test the validity of the improving MCU. According to the synthesis result, the system clock reached about 66MHz.
Keywords/Search Tags:Micro-controller Unit, Pipeline Structure, Multiple Clock, Verilog, FPGA Verification
PDF Full Text Request
Related items