Research On Auto-Tracking Techniques In Satellite Communication

Posted on:2012-02-19

Degree:Master

Type:Thesis

Country:China

Candidate:W L Zhao

Full Text:PDF

GTID:2178330332487532

Subject:Signal and Information Processing

Abstract/Summary:

PDF Full Text Request

Thethesisaddressestheproblemoftheauto-trackinginsatellitecommunicationsystemforsomespecialapplications.Intheantennaservotrackingsubsystemformobilesatellitecommunicationearthstation,azimuthalerrorsignalsandelevationalerrorsignalsaredemodulatedaccordingtotrackingsignalsgeneratedfromantennafeed.Thosesignalswillbesenttotheantennaservosystemwhichwillthendrivetheantennatokeepalignmenttothesatelliteforsuccessfulcommunication.Atpresent,studiesoftheauto-trackingtechniqueinsatellitecommunicationareaarefocusedonexpendingdynamicrangefordigitalreceiver,digitaldownconversion(DDC),digitalcoherentdemodulation,etc.Underthebackgroundofdigitalconicalscanningandmono-pulsedualmodereceiver,thisthesisfirstcarriedoutastudyofdigitalauto-gaincontrol(AGC)technique,digitalphase-lockedloop(DPLL)anddigitalcoherentdemodulationtechniqueonthebaseoftheintroductiontoconicalscanningandmono-pulsetheories.Secondly,onthepremiseoftheoryanalysisandsimulationdesign,theauthorpresentsthedesignofdemodulationterminalandthedemodulationonthebaseofthestructure:digitaldown-conversion+digitalsignalprocessor(DSP).Finally,throughtheuseoftheMATLABsimulationsoftware,thereceiverdemodulationterminalisdesignedanditmeetthedesiredrequirements.

Keywords/Search Tags:

conical scanning, AGC, DDC, digital demodulation, digital phase-locked loop(DPLL)

PDF Full Text Request

Related items

1	Research On Some Techniques For The Digital Receiver And The Corresponding System Implementation
2	Novel fast locking digital phase locked loop: Behavioral modeling and simulations using VHDL-AMS
3	Research On Key Technology Of High Frequency CMOS Digital Phase Locked Loop
4	Design Of The All Digital Phase Locked Loop In 0.18μm CMOS Technology
5	Design Of Adaptive PI Control All-digital Phase-locked Loop Based On High-resolution TDC
6	An All-Digital Phase-Locked Loop IP Core For System-On-Chip
7	Research And Design Of A Novel All Digital Phase-locked Loop Working In Broadband Frequency Range
8	Design And Simulation Of All Digital Phase-locked Loop Circuits Structure Based On Digital Pi Regulation
9	Design And Simulation Of All Digital Phase-Locked Loop Circuits Structure Based On Digital PI Regulation
10	The Research And Design Of A Fast-locking All Digital Phase-locked Loop