Performance analysis of computation speedup in delay-insensitive dual rail logic circuits

Integer addition is one of the most important operations in digital computer systems because the performance of the processor is significantly influenced by the speed of their adders. This thesis intends to implement a delay insensitive carry-look ahead adder using dual rail logic and to compare its performance with that of a ordinary carry-look ahead adder.