Font Size: a A A

Design And Implementation Of Power Management Unit (PMU) In Low-power Bluetooth Chip

Posted on:2017-12-14Degree:MasterType:Thesis
Country:ChinaCandidate:M LiFull Text:PDF
GTID:2348330491464464Subject:Software engineering
Abstract/Summary:PDF Full Text Request
With the development of deep sub-micron process, the circuit scale is continually expanding, continuously improve the integration.How to reduce power consumption is the great challenge for system on a chip (System on Chip, SoC) design face. So in terms of chip integration and application considerations, low-power Bluetooth chip for low-power design has urgent needs.Power consumption of Low-power Bluetooth chip by the power management unit (PMU) management, the key of paper uses clock gating and power gating technology to reduce power consumption.In this paper,low-power design proposed four operating modes needs, through PMU manage different operating modes, the low-power Bluetooth chip can be selectively turned off chip clock, power supply to save energy. Finally, board-level testing to verify low-power Bluetooth chip can work in low-power mode, the electronic design automation (Electronic Design Automation, EDA) tools PTPX analysis chips operating in different modes of chip power consumption, in order to This design of low-power verification program of work so that the maximum low-power Bluetooth chip operating frequency of 100MHz, and at the maximum operating frequency of the deepest sleep mode power consumption of the whole chip, respectively, equal to less than 50mW and 10?W requirements.Low-power Bluetooth chip with the huge potential present, the pedometer, heart rate monitor, cycling stopwatch, and other more low-power Bluetooth technology application development. Bluetooth low energy future will be widely used in sports equipment, medical monitoring, networking, smart phones, personal computers, automatic control, automotive applications and consumer electronics products and other fields.
Keywords/Search Tags:low-power Bluetooth chip, low power, clock gating, power gating, PTPX
PDF Full Text Request
Related items