Font Size: a A A

Research On Application Of SYS/BIOS Based On TI6678 Platform

Posted on:2016-02-03Degree:MasterType:Thesis
Country:ChinaCandidate:W D WuFull Text:PDF
GTID:2308330479975804Subject:Electronics and Communications Engineering
Abstract/Summary:PDF Full Text Request
With the application and research of digital image processing becoming more widely, a variety of complex and effective image processing algorithms become mature. Due to the large amount of image data and the complex computation of processing algorithms, the processing system composed of a monolithic single-core DSP is difficult to meet the demand of processing performance. Due to the large power consumption and volume, the processing systems composed of multiple single-core DSPs are of poor heat dissipation and low stability, difficult to be miniaturized. Compared with the processing systems composed of multiple single-core DSPs, under the condition of same computing capability, high-performance multi-core DSPs greatly reduce the volume and power consumption and effectively solve the problems, such as heat dissipation, stability and miniaturization. Applying multi-core DSP in image processing system has become a trend.Multicore programming with the method of the traditional bare-metal application development is difficult to solve the multi-task allocation and scheduling, communications among multiple cores, complex hardware resources management, network communications and other issues and under the support of real-time kernel SYS/BIOS and its components, multicore programming based on real-time kernel of TI SYS / BIOS can be a good solution to the above problems and greatly reduce the difficulty of multi-core DSP application development.In order to give full play to the performance advantages of multi-core DSP and improve the multi-core DSP platform programming convenience, we research multi-core DSP software development techniques based on the SYS/BIOS. The research work mainly is divided into the following parts:First, we research the TI6678 platform architecture and the software architecture of the SYS/BIOS, points out the position of SYS/BIOS and its development components in the multi-core DSP development and the research objects of this paper. Second, we analyze software development process based on SYS/BIOS and its important development components, and put forward the problems in making use of SYS/BIOS technology to lay a foundation for later study. Third, we analyze multi-core DSP parallel programming model, the communication mechanism between cores that IPC provides, TI6678 platform storage architecture, and propose and implement a 2D-FFT parallel algorithm based on the SYS/BIOS, provide effective reference for multi-core DSP parallel algorithm design. Fourth, we research network applications of multi-core DSP based on SYS/BIOS, propose and implement multi-core DSP parallel application architecture based on the HTTP protocol, and greatly reduce the difficulty of multi-core DSP parallel application development with network communication function. Fifth, we research SYS/BIOS configuration, IPC configuration and code optimization, and implement the multi-core DSP application optimizing methods based on SYS/BIOS, and provide theoretical support and reference for improving multi-core DSP performance to satisfy the requirement of real-time performance.Combining the above analysis, this paper studies SYS/BIOS application technology based on TI6678 platform, solves the problems such as the multi-task allocation and scheduling, communications among multiple cores, complex hardware resources management, the parallel architecture design, network communications and real-time performance optimization problem encountered in the development of multi-core DSP. Making use of the results presented in this paper, we can give full play to the performance advantages of multi-core DSP parallel processing, and greatly reduce the difficulty of the development of multi-core DSP application.
Keywords/Search Tags:Multicore DSP, SYS / BIOS, communication between cores, parallel algorithm design, performance optimization
PDF Full Text Request
Related items