Font Size: a A A

Design Of Signal Collection And Processing Board Based On The Multi-core DSP

Posted on:2015-06-16Degree:MasterType:Thesis
Country:ChinaCandidate:Y P SongFull Text:PDF
GTID:2308330464968573Subject:Electronics and Communications Engineering
Abstract/Summary:PDF Full Text Request
Rardar system’s requirement for signal collection and processing broad is more and more high with the continuous development of science and technology.At the same time,complex real-time singal processing ask the singal collection and processing broad has quickly processing speed,high collection precision,huge data throughput,small size and low consumption.This paper gives a new design of the singal collection and processing borad based on the background.Because of the singal collection and processing broad must has a small size, quickly processing speed,high collection precision,huge data throughput and low consumption.So,we choose ADC9467 which has a high precision collection,a high performance FPGA, a multi-core DSP and CPCI-E platform to complete this design.Use high speed serial bus to connect the mian processing chips.This paper first analysis the requirements of the board and introduce the platform of CPCI- E standard bus,then,gives the design idea and design means of the clock and power system of the board,then,finished the high speed serial bus design of the singal collection and processing board(SRIO, PCIE, gigabit Ethernet),complete the data switch between the FPGA and the muti-core DSP,and finally gives a method to dynamic load the the singal collection and processing borad.This paper has completed some works and has some engineering application value.
Keywords/Search Tags:High Performance FPGA, Multi-core DSP, High-speed Serial Bus, CPCI-E platform Standards Bus
PDF Full Text Request
Related items