Font Size: a A A

Realization And Verification Of Distributed Shared Memory Management System Based On NoC Architecture

Posted on:2015-10-12Degree:MasterType:Thesis
Country:ChinaCandidate:J H ZhangFull Text:PDF
GTID:2308330464459792Subject:Integrated circuit engineering
Abstract/Summary:PDF Full Text Request
Along with the development of the SoC’s complexity and the integration of single chip, the demand of multi-core chip increase quickly. To solve many problems of multi-core system on traditional chip, a new structure was proposed—NoC (Network on Chip). Compared with conventional SoC, the NoC has a higher regularity and expansibility. So the parallel computing can be more easily to apply on this system. However, there are many advantages of NoC, there are many challenges to be faced. For example, the memory management and communication among different nodes have been the significant topic in this field.The goal of this thesis is to realize the reasonable management method of distributed shared memory (DSM). According to this purpose, we designed and developed the Data Management Engine (DME) module and provided some means to realize the synchronization among different nodes. The following points are the task of this thesis:1. Based on ZedBoard hardware environment, we designed the integrated NoC structure and took the algorithms which save resources.2. Designed the DME to achieve the goal of managing DSM. In this module, we adopted the algorithm which mixed the logical address and physical address.3. In addition, we provided a synchronization method which is based on lock and unlock operation.4. Designed the API functions of DME to make the system work more easily and convenient.5. Simulated the functions of every module and the whole system.6. Accomplished the system’s prototype on FPGA, and we verified many cases which included conflict and non-conflict for this system.
Keywords/Search Tags:Network on Chip, Distributed Shared Memory, Communication among multi-cores, Synchronization of multi-nodes, Data Management Engine, FPGA verification
PDF Full Text Request
Related items