Font Size: a A A

Note Of Suspense Integrated Circuit Design

Posted on:2006-08-29Degree:MasterType:Thesis
Country:ChinaCandidate:H T ChengFull Text:PDF
GTID:2208360155969490Subject:Circuits and Systems
Abstract/Summary:PDF Full Text Request
Technicians have been contributing a great effort to increase the density and the scale of IC chips during the last twenty years. As compared to this effort less attention was paid to investigate the structure of basic memory unit greatly used in digital chips. In 1998, a new concept or-memory gate [1] is proposed. Under the direction of this system of the theory,the author has designed a great deal of integrate circuits based one gate with a extreme performance, such as R-S flip-flop, monostabtle circuits, schmitt trigger, multifunctional astable circuits with eight kinds of function , xor circuits , half adder and so on. It is attractive with no doubt. The purpose of this paper is designing a custom IC for or-memory theory which is used in instruction and experimentation and is named ZCO2 temporarily.The work involved in this paper is studying and analysing the conventional monostable circuit firsly.Secondly, it make a compare between conventional monostable circuit and temporal memory circuit.Thirdly, with the use of"delay time is closely realated to the voltage", It designed a new monostable cicuits.At last,it make a completion on layout and layout verification in IC with the help of the soft of TannerFurthermore, we compare and contrast some EDA (Electronics Design Automation) software in IC, and explore the different model of MOS in the simulation.
Keywords/Search Tags:intergre circuits, or-memory, MOS, monostable
PDF Full Text Request
Related items