Aes Algorithm In Parallel To Accelerate The Research And Design

Posted on:2004-08-02

Degree:Master

Type:Thesis

Country:China

Candidate:Y W Tong

Full Text:PDF

GTID:2208360095456013

Subject:Cryptography

Abstract/Summary:

PDF Full Text Request

This paper introduces the Advanced Encryption Standard briefly in the first. Secondly,it interprets the base on maths and the criterion in design .Then it discusses some implementations while pointing out the advantages and disadvantages . And a parallel-encrypt processor on FPGA is developed to satisfy the high speed encryption demanding. Finally,I bring out its function meters and a safe problem-the analysis based on energy consumed.

Keywords/Search Tags:

the Advanced Encryption Standard, Field Programmable Gate Array, Parallel

PDF Full Text Request

Related items

1	Research And Design Of AES Algorithm Based On FPGA
2	Research On And Design Of High-speed Encryption And Decryption Of Network Messages Based On FPGA
3	Research Of Digital Image Encryption System Based On FPGA
4	Design And Optimization Of High Performance Processor Security Module
5	Design And Implementation Of Ipsec-based Security Card
6	SRAM Field Programmable Gate Array Design And Test Analysis
7	Study On Several Problems In The Advanced Encryption Standard
8	Research And Implementation Of Serial Communication MD5 Encryption Based On FPGA
9	Design And Implementation Of ATA Hard Disk Encryption Card
10	Design And Optimization Of AES Encryption And Decryption Based On SOPC