Font Size: a A A

The Research And FPGA Implementation Of ATA Protocol In Solid State Disk

Posted on:2011-10-30Degree:MasterType:Thesis
Country:ChinaCandidate:J HuFull Text:PDF
GTID:2178360308464784Subject:Circuits and Systems
Abstract/Summary:PDF Full Text Request
Solid State Disk (SSD), also called solid state device, is a data storage device that uses flash to store persistent data. Since it is not using high speed spinning disks as storage media like traditional hard disks, SSD obtains much higher sequential and random access speed than traditional hard disks. Meanwhile, SSD consists of no mechanical storage architecture, so it also has many advantages such as high mechanical reliability, low heat, no noise, can work in harsh environments and so on. With the rapid development of computer technology, Solid State Disk will replace the traditional hard disk and play a leading role as a promising storage technique in the future. According to the actual demand for data transfer between SSD and the host, we study ATA/ATAPI-7 protocol, and then proposed FPGA-based design to achieve ATA protocol and applied to Solid State Disk.This paper proposed the ATA protocol design in the FPGA, the main purpose is to achieve command and data transfer between Solid State Disk and the host. The ATA controller is in the master chip of SSD, used to analyze the ATA command from host and corresponding operation instructions to complete the communications between SSD and the host.The main work and achievements of this paper are as follows. First of all, the article describes the overall structure of Solid State Disk and FPGA features. Secondly, we studied ATA/ATAPI-7 protocol as well as communication between the host and the hard disk. Thirdly, according to the actual transport needs of Solid State Disk, we focused on the use of FPGA to achieve the ATA protocol, and introduce the logic realization and process of the general framework and specific sub-function modules. Finally, we test and analyze the design by using the protocol analyzer to verify the correctness of this design.
Keywords/Search Tags:SSD, ATA protocol, IDE interface, FPGA
PDF Full Text Request
Related items