Font Size: a A A

Design And Implementation Of A Programmable Multichannel Parallel Interface Chip XDC05

Posted on:2010-12-20Degree:MasterType:Thesis
Country:ChinaCandidate:R LuFull Text:PDF
GTID:2178360272482756Subject:Measuring and Testing Technology and Instruments
Abstract/Summary:PDF Full Text Request
Interface chip is an important component of microcomputers and other intelligent control systems. It is also an essential logic module for human-machine interaction and communication between various intelligent systems. At present, the interface chip on market has some shortcomings such as few peripheral ports and backward process. So it is of great application and a broad market prospect to design a programmable multichannel parallel interface chip.The paper is based on the project of Institute of Electronic CAD of Xidian University. A micropower high-speed CMOS programmable multichannel parallel interface chip, named XDC05, is made, including the system project organization, circuit realization for system function, simulation for system function and layout design. The chip is based on two 8255A structure, and the peripheral ports have been doubled through port reuse, while the power consumption equivalent to a single 8255A when XDC05 works. So the size of chip can reduce at the same time to meet the programmable design and the demand of high-speed applications.The paper is achieved the overall circuits design of XDC05. The simulation and verification have completed under NC_Verilog environment. The results of simulation indicate that the capability of chip is excellent, can realize variety target functions and get to anticipatable indicator. The paper is based on the MagnaChip 0.6um CMOS process, layout design and verification work have been done. Now the chip is being taped out.
Keywords/Search Tags:Parallel Interface, Port Reuse, Micropower
PDF Full Text Request
Related items