Font Size: a A A

The Design Of Panoramic Image Processing System Based On FPGA

Posted on:2009-04-07Degree:MasterType:Thesis
Country:ChinaCandidate:J X CengFull Text:PDF
GTID:2178360272480098Subject:Control theory and control engineering
Abstract/Summary:PDF Full Text Request
With the development of scientific technology, the video image processing technology is more and more widely applicated. Many kinds of arithmetic of image processing are more and more mature and relative hardware technology is upgrading constantly. The fast development of modern VLSI technology has provided the base of hardware for video image processing technology, and it is specially good that Field Programmable Gate Array are used in embedded video image processing operations. Because of good produce performance hing integration degree and low power consumption, FPGA not only have high capability of high speed CPU, but also make designers can upgrade systems by reworhing and configuring the logic structure easily and conveniently because of its programmability.According to the parallel processing characteristic of FPGA, and its advantage in imagine processing, the panoramic image processing system was designed in this paper. In the design process, lots of correlative data was consulted, and after the analysis of the system's function, the Red Logic II board was chosen as the hardware platform. Then Drive program (I~2C controller, SDRAM controller) and application program (the model of video data receiver and storing logic) were programmed, in the end the system's functions of image acquring and stotring were realized. All the logic models were designed base on Verilog HDL language.The system was debugged in the end, and the experiment's results showed that the system realized the functions of real_time acquiring and storing, and the system could work correctively and reliably. This system gave a strog support of image processing, at the same time, only several percent of the Les of FPGA (EP1C12) was comsumed, and the other could be used for hareware arithmetic.
Keywords/Search Tags:Image Processing, Field Programmable Gate Array, I~2C-bus, Verilog HDL, SDRAM
PDF Full Text Request
Related items