Font Size: a A A

Research And Implementation Of Dynamically Reconfigurable Cache Coherence Protocol For Many-Core Processor

Posted on:2014-02-02Degree:MasterType:Thesis
Country:ChinaCandidate:C ZhouFull Text:PDF
GTID:2248330392961500Subject:IC Engineering
Abstract/Summary:PDF Full Text Request
With the development of IC technology and micro-architecture, themany-core processor has become an important direction for future research,and is the hot topic of the current academic and industry. Due to the largenumber of processor cores, How to take advantage of the huge computingresources, to overcome the memory bottleneck caused by large scale of theprocessor and to address the problems of dynamic resource requirement fordifferent tasks and phased resource requirement for the same task havebecome major problems to be solved in many-core processor.The main work in this paper includes:1) Use dynamic subnetting tosolve the resource utilization problem and dynamic resource requirementinmany-core processor.2) In order to support the dynamic subnetting,designthe dynamically reconfigurable Cache coherence protocol based on Token.3) Implement the dynamically reconfigurable Cache coherence protocol inGem5and verify the whole design.In this paper, basing on subnet, the dynamically reconfigurable Cachecoherence protocol will work better than Token coherence and Directorycoherence. Experiment results show that the execution time of dynamicreconfigurable Cache coherence protocol is10%less than Tokencoherence while it will reduce over30%of the communication cost inNOC compared to Directory coherence. Therefore, this dynamicallyreconfigurable mechanism makes Token Coherence applicable inmany-core architecture.
Keywords/Search Tags:many-core processor, Cache coherence, Token coherenceprotocol, dynamically reconfigurable
PDF Full Text Request
Related items