Font Size: a A A

Design And Implementation Of ISP Module For CT Remote Upgrade System

Posted on:2010-07-23Degree:MasterType:Thesis
Country:ChinaCandidate:G S YangFull Text:PDF
GTID:2218330368499183Subject:Biomedical engineering
Abstract/Summary:PDF Full Text Request
In-System Programming module is one of the essential parts of the remote upgrade system for Multi-Slice CT. The paper focuses on programming technology parts for Firmware. Contrasting the traditional method, using Micro Control Unit, the paper advances a new scheme to realize the Firmware upgrade by FPGA. It is funded by National Digital Medical Imaging Equipment and Engineer Technology Research Center. It has fulfilled Firmware programming.The paper focuses on the structure and function design of ISP module. The core of ISP module is to realize Firmware upgrade. First, the paper researches the theory JTAG protocol and ISP technology. On the basis of further studying JTAG protocol, the paper designs and implements the programming controller using test access port programming finite state machine. It fulfills the scheme using the page as the smallest programming unit.It constructs the ISP module, FPGA and Firmware as the central units. First, it realizes a Universal Asynchronous Receiver/Transmitter, in short UART, in FPGA. UART is used to receive data from PC. Second, FPGA as the core CPU, by JTAG protocol and ISP technology, the function modules are divided by using the top-to-bottom method which is advanced in the field. The software functions are realized by VHDL. In order to store the data received by UART, the paper uses the Block RAM module in FPGA. Besides, it makes use of the DCM module, which is also belonged to FPGA, and implements the Clock synchronization of all the modules. At last, it implements the programming state machine, which is to realize Firmware programming, in FPGA used VHDL. The state machine successfully produces the test access port scheduling which accords with JTAG protocol interface. Data is transmitted to Firmware under the control of the programming commands, which are produced by the state machine. After the data has been transmitted to Firmware from Block RAM, it is programmed into the physical address. After all of the data is programmed into the physical address in Firmware, the following work is to verify the data using CRC. It proves right.The technology has several superiorities. It decreases the number of chips in programming process. Also, it reduces the area of the PCB and the cost. The design has successfully programmed 64kbits data into Firmware. ISP module can fully satisfy the functional requirement of CT remote upgrade system.
Keywords/Search Tags:in-system programming, Firmware, JTAG protocol, FPGA
PDF Full Text Request
Related items