Font Size: a A A

Amplification System Based On Fpga Partial Image Interpolation

Posted on:2008-04-08Degree:MasterType:Thesis
Country:ChinaCandidate:X L WangFull Text:PDF
GTID:2208360215962253Subject:Detection Technology and Automation
Abstract/Summary:
The picture enlargement takes one kind of commonly used digital picture processing technology, which Widely applies to domain of the military, aviation, medicine, communication. Along with FPGA technology progressing by leaps and bounds, especially in real-time picture processing aspect, FPGA also gradually enters the digital signal processing domain. As a result of FPGA admirable parallel processing ability, the domestic and foreign more and more real-time processing sapplication all changed the FPGA platform.This article proposed one kind based on the FPGA partial picture interpolation real-time amplifying system plan, which in processes in the platform based on the FPGA real-time video frequency to realize. FPGA uses XILINX Corporation the XC3S400 chip. The design in view of the hardware realization, has carried on the optimization to the algorithm parallel computation structure. In the article uses the VHDL language description, which has completed the picture partial interception, data storage, bilinear interpolation enlarges, primitive picture and the enlargement picture mix folds function and so on function. The paper used the modelsim simulation tool in the design intermediate stage and the later period to carry on the confirmation to the system, thus has made the related improvement in the design. The program downloaded in the picture which demonstrated after the development board the picture dynamic picture also to obtain the good effect.
Keywords/Search Tags:FPGA, Embedded System, Video and Image, parallel, Bilinear
Related items