Font Size: a A A

The Realization And Optimizationg For Garfield ISS On Cycle Level

Posted on:2006-02-05Degree:MasterType:Thesis
Country:ChinaCandidate:P YangFull Text:PDF
GTID:2178360212482456Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
With fast development of Application-Specific SoC, how to optimize the application software based on SoC is becoming more and more important. Hardware simulator is a specific software which can be used to simulate the whole execution process on a specific hardware condition. It is widely used in the application software design because of its simplicity and speediness. Cycle level precision instrument set simulator is the most important one among all the hardware simulators. It can precisely simulate the process of the instrument execution and the statistic can help both the design and optimization of application software.Garfield is based on ARM7TDMI and designed for embedded application such as mp3,PDA,mobile phone and so on.This paper develops a cycle level precision instrument set simulator based on Garfield. In order to accelerate the development of application software on Garfield, this simulator realizes the cycle level precision simulation on Garfield through analyzing the cycle number of many kinds of instrument and modeling the memory interface. Users can easily debug the application software and precisely analyze the software performance through the graphic user interface. This simulator can also be expended to cooperate with hardware to optimize the system power.What have done in this paper includes the realization and optimization of cycle level precision ARM7TDMI instrument set simulator,the realization of EMI memory interface and design of general peripheral interface and interrupt controller. Then this paper introduces the the realization of simulator's user interface.At last chapter of the paper we make comparison the simulation result of"Garfield"simulator with that of ARMulator.When there has no memeory-delay the results are selfsame.And then, when exits memory-delay the error is within three per mill.
Keywords/Search Tags:ARM7TDMI, Instruction Set Simulator, cycle precision, performance optimization
PDF Full Text Request
Related items