Font Size: a A A

Design And Realization Based On DSP System Of SOPC

Posted on:2007-06-17Degree:MasterType:Thesis
Country:ChinaCandidate:Z J LiangFull Text:PDF
GTID:2178360182492592Subject:Power electronics and electric drive
Abstract/Summary:PDF Full Text Request
The progress of the microelectric technique and every applicationdiversified demands,impel the integrated circuit to develop in the systemintegration direction of the high-speed , high integrated level,lowconsumption.Utilize System On a Programmable Chip (SOPC) solution,integrate one programmable device CPU,memory,I/O interface and digitalsignal process person who deal with module that system's designing need,itis system on chip that can be programmed to form one.In the datacommunication and such application of imagery process,the handlingcapacity of power.When the quickest digital signal processor (DSP ) is stillunable to meet requirements for speed request,the only choice is the figurewhich increases the processor,or adopt customer's customized gate arrayproducts.Now,can adopt Field Programmable Gate Arrays (FPGA) completethe designing economically fast.Adopt System On a Programmable Chip notonly shorten the come into the market time of product,but also respond tothe request that now and the future generation designed respects such as thecost,performance,size needed,etc.portably,offer the system level to support.Because of performance and flexibility of FPGA,and new concise designand implementation method,in a lot of new developing DSP application,likethe digital communication and video processing,FPGA become preferredsolution.This article main research Design and Realization Based on DSP System of SOPC.According to the characteristic of DSP algorithm to be realized, utilize abundant function module and VHDL language offered in QUARTUS to design.After the modelling of circuit finishes,can carry on the model emulation of grade of the system,then electric circuit model file conversion download code and tool command language script.Design the module on chip definitely for Nios processor,then utilize Quartus II to construct andproduce and can finish Nios embedded systematic processor of particular DSP function and correspond to the interface system.After the simulation confirmation,this system has achieved the design goal.Prove that adopts FPGA technology,can shorten design cycle greatly, can also obtain high performance,meet the cost requirement,enjoy to designing the flexibility optimized newly effectively fast.
Keywords/Search Tags:SOPC, FPGA, FFT, Embedded system, First-in first-out
PDF Full Text Request
Related items