Font Size: a A A

Design Of SDIO Host Controller For A CK-Core Based System-on-Chip

Posted on:2011-02-14Degree:MasterType:Thesis
Country:ChinaCandidate:X Y CheFull Text:PDF
GTID:2178330332484050Subject:Circuits and Systems
Abstract/Summary:PDF Full Text Request
As a domestic embedded CPU core of proprietary intellectual property rights, CK-Core is one of the most industrialized domestic embedded CPU, and has been widely used in various situations, such as multi-media, infomation security and so on. As the funtions of portable devices and consumer products become more and more versatile, SoC as the center of these prodcuts has to be modified or added new function modules.In order to meet the application needs of CK-Core based SoC, more powerful peripheral interfaces are required. A kind of peripheral extension interface was introduced in this paper, which has a bright future for application-SDIO interface. The advantages of this interface have included fast data transfer speed, good compatibility and extendibility, etc. Not only high cost-effective storage extension can be realized by this interface, but also fast funtion extension can be achieved.The design of SDIO interface was based on a CK-Core centered SoC chip, which is mainly used in multi-media and information security situations. The paper at first briefly introduced some kinds of wided used storage cards. The SoC architecture and the related bus protocol were analysed. Then the SDIO Host Controller hardware design scheme was stated in detail, which includes the main funtion description and realization method of every submodule. The simulation model of the SD card was also established in order to complete functional verification of the SDIO Host Controller.The SDIO Host Controller hardware was realized in Verilog HDL. The RTL code simulation and verification was also done. The code function verification was based on the RVM platform using OpenVera. And FPGA prototype verification was also passed based on the CKSOC FPGA platform. Synthesis was done using Design Compiler and the report was given out. The results indicate that this self-developed IP has been reasonably designed and works well, which improves the peripheral extension capability of the CK-Core based SoC.
Keywords/Search Tags:CK-Core, SDIO Interface, design, verification
PDF Full Text Request
Related items