Font Size: a A A

Research On The Optimization Of Production Cycle Time On Integrated Circuit Manufacturing

Posted on:2022-06-27Degree:MasterType:Thesis
Country:ChinaCandidate:M R WeiFull Text:PDF
GTID:2558307052953759Subject:Integrated circuit engineering
Abstract/Summary:PDF Full Text Request
In recent years,with the continuous deepening of the integration of industrialization and informatization,the rising of information consumption and the acceleration of the smart city construction,semiconductor design,manufacturing,and packaging have emerged and expanded rapidly.Among them,the semiconductor manufacturing,as a modern core advanced manufacturing industry with high investment and high technology,has expensive production equipment and high operating costs,so it is particularly important to optimize its production management mode reasonably.Moreover,the end products of integrated circuit are all kinds of electronic consumer goods t,which are high product demand diversity,rapidly updated and strict requirements of customers on the cycle time.Therefore,shortening the production cycle time of products has become an important topic of integrated circuit production management research.This article mainly combines Little’s Law,Theory of Constraint(TOC)and the actual production of integrated circuit manufacturing enterprises to optimize the production cycle management of enterprises.The Little’s Law mainly describes the relationship between the production cycle(Cycle Time,CT),Work In Process(WIP)inventory and output(Throughput,TP): CT =WIP/TP.And the Theory of Constraint(TOC)shows that the output level of the bottleneck cluster determines the output capacity of the entire production line and is also the largest work-in-process buffer area.Therefore,this article optimize the cycle time is mainly based on the related optimization of the bottleneck equipment cluster work-in-process level and throughput capacity.On the one hand,the preventive maintenance of the bottleneck equipment group is considered to formulate the optimal dynamic wafer start plan to reduce the level of work in process;on the other hand,the ion implantation cluster is one of the common bottlenecks in integrated circuit manufacturing,whose scheduling method has been optimized to improve the overall output capacity of the production line.The main research contents are as following:1)Optimization of wafer start plan to reduce the work-in-process(WIP)inventory: a linear programming model was established for the production wafer start plan of considering the bottleneck equipment maintenance.The optimal solution was solved by ILOG CPLEX(Mathematical Programming Solver)tool,and a reasonable wafer start plan was formulated.In terms of simulation verification,a simulation analysis was carried out for a single product’s wafer start plan to elaborate on the operation principle of the planning model.For a multi-product wafer start plan,the simulation analysis analyzed the impact of different levels of attention on the target under multiple targets on the comprehensive indicators of the factory.The results show that enterprises should optimize the production cycle on the basis of ensuring production capacity,instead of blindly focusing on shortening the production cycle and continuously reducing the inventory of work in progress.2)Optimizing production scheduling to increase the throughput rate of bottleneck group(TP): To ascend ion implantation bottleneck group capacity,this paper builds the minimize the make-span of unrelated parallel machine scheduling model considering the machine can be inhibited and process condition’s switching losses,and improves the Simulated Annealing(SA)algorithm to solve this scheduling problem,which increasing the memory of the optimal solution and combining with the scheduling problem of initial solution is optimized to produce mode,and comparative analysis of the improved SA algorithm and the heuristic rules through the simulation,the results show that the improved SA algorithm is superior to the existing heuristic rules,an improvement of 18.5%.
Keywords/Search Tags:Bottleneck group, Wafer start plan, Work in process inventory, Cycle time, Simulated annealing
PDF Full Text Request
Related items