Font Size: a A A

Design And Implementation Of Embedded Programmable GPU Unified Rendering Shader

Posted on:2017-04-14Degree:MasterType:Thesis
Country:ChinaCandidate:X HeFull Text:PDF
GTID:2348330488978710Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
With the computer vision image model is more and more complex, the fixed pipeline graphics processor can not meet the needs. At the same time, the rapid development of shader programming language makes the unified shader graphics processor become feasible. Now programming unified shader GPU has become one of the most important research fields at home and abroad.On the basis of computer graphics, the basic arithmetic logical operations are analyzed through the translation, scale and rotation of graphics. Through the open graphic library model, the graphics processor primitives are analysed, including the dot, line segment and triangle. Each instruction can multi-basic arithmetic and logical units of single instruction multiple data flow structure through analyzing the shader C language compiled assembly code.This article uses Verilog HDL to achieve the basic logic operations of the graphics processor, including single precision floating-point addition, subtraction, multiplication, reciprocal, square root, reciprocal square root and fixed-point sine, cosine calculation, single precision floating point to fixed point, fixed point number to single precision floating point and so on. The single precision, reciprocal, square root, reciprocal square root and fixed sine and cosine algorithm are implemented by using look-up table method. Compared with the traditional iterative method, the look-up table method is more suitable in graphics processor. Then, on the basis of five stages pipeline architecture, the single instruction multiple data structure which composed of four logic operation units is proposed. And the operation instruction set which the length is 128 bits consists of data parallel array of 2048 ALU units. The array is unified shader operation hardware. The results are in line with expectations through simulation and Xilinx zyq7000 series 020clg484 hardware platform verification.The topic made an effective exploration for the development of domestical programming unified shader architecture of graphics processor, and has a positive effect on the domestic graphics processor.
Keywords/Search Tags:Verilog HDL, graphics processor, unified shader, single precision floating point, single instruction multiple data stream, open graphic library
PDF Full Text Request
Related items