Font Size: a A A

Design Of The Signal Pre-Processing Extension Of Target Detecting System Based On Vector Sensor Array

Posted on:2015-03-24Degree:MasterType:Thesis
Country:ChinaCandidate:D Y SunFull Text:PDF
GTID:2322330518470678Subject:Signal and Information Processing
Abstract/Summary:PDF Full Text Request
With the the increasing development and investment of the ocean, the research on target detection based on vector sensor arry has drawn ever-big attention. Signal pre-processing extension, as a momentous part of the target detection system, does a significant job of signal conditioning and collecting, data buffer and transmitting. Also, along with the developpment of stealthy and viberation technique, higher standard and requirement are present to signal pre-processing extension of the target detection system. Hence, the paper designs and implements a FPGA and Nios II based signal pre-processing extension of the vector sensor array target detection system.Hardware design and software debugging of the signal pre-processing extension of the vector sensor array target detection system are accomplished in this thesis.Firstly, according to the system demand, modular design are done on the hardware platform by the variation of the function and task, including the selection of chips and the design of both schematic and PCB. The system hardware mainly covers the signal conditioning circuit, power over ethernet (POE) circuit, data collecting circuit and ethernet&UART interface circuit.Then, system on programable chip (SOPC), with the Nios ? processor and peripheral interface at the core, is built on FPGA, functioning 'TSE_MAC+PHY' atchitecture of the data transmitting module. Meanwhile, custom FIFO and DPRAM are added to this SOPC, basing on the Avalon bus specification.Afterwards, hardware modules, including power circuiting module, AD collecting module, data buffer module and Ethernet interface module, are tested. Software on Ethernet data transmitting and the logic management of the data buffer are programed. The FPGA completes the AD control logic, as well as the realtime collecting of the 13 channel analog input and the buffer of the converting data. The Nios II program hit the target of the transmitting of the cached data to the hard disk on the host computer, saving into a file.At last, this dissertation verified the functions of AD collecting, data receiving and storing,tested the Ethernet and compass data transmitting. At the end of the paper, conclusion was drawn and the improvement and disadvantage were promoted, preparing for a better function of the vector sensor array target detection system.
Keywords/Search Tags:Vector sensor array, Pre-processing, Nios ? processor, Ethernet tranmitting, TSE
PDF Full Text Request
Related items