Font Size: a A A

Design Of 0.18μm CMOS RF Front-end For TD-SCDMA Receiver

Posted on:2010-03-15Degree:MasterType:Thesis
Country:ChinaCandidate:F X PengFull Text:PDF
GTID:2178360275482165Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
Mobile communication technology has been rapid development in a short span of several decades since the birth of the first generation analog cellular mobile communication systems,people have realized the dream of communication anywhere and anytime.With the deepen of economic globalization and informationisation, mobile communication's business and users'high-speed growth makes the standard of mobile communication upgrades from the second generation to the third generation rapidly.In the three mainstream 3G standards,TD-SCDMA standard is first proposed by China, And it has many advantages relativing to other standards for it use of smart antennas,multi-user detection and other advanced technology.Thus, it is important to research and design radio frequency (RF) receiver circuits according TD-SCDMA standard.This thesis use zero-IF receiver structure which suitable for TD-SCDMA standard, first of all, the paper derivations and divides the receiver'specification according to 3GPP standards; And then,according to the bias requirement of receiver modules, the paper designs a simple current reference;Finally,for the RF receiver's key modules:Low noise amplifier(LNA),Mixer and Quadrature signal generator,the paper gives a detailed analysis about them, Based on it,designs a inductor degeneration LNA with additional capacitance and folded Gilbert I/Q Mixer.The LNA's gain can be tuned and it can get optimized for noise and iput matching simultaneously; For the folded architecture, the mixer can get high linearity and low noise under low power. Aim at the Application requirements of I/Q mixer and reducing frequency pulling effect, the paper designs a I/Q signal generator using injection locked frequency divider (ILFD) technology, which can provide low phase noise and matched I/Q LO signal under low power.This thesis use TSMC 0.18μm MM/RF 1P6M CMOS process,gives the current reference,LNA,I/QMixer and Quadrature signal generator's circuit design,circuit simulation and layout design.The simulation results indicate that RF frond-end is compliant with TD-SCDMA specifications.
Keywords/Search Tags:TD-SCDMA, Current reference, Low noise amplifier, Quadrature mixer, Quadrature signal generator
PDF Full Text Request
Related items