Font Size: a A A

SOPC Design And Realization Of General Signal Generator Based On NiosII

Posted on:2009-12-01Degree:MasterType:Thesis
Country:ChinaCandidate:Z N YuFull Text:PDF
GTID:2178360242475223Subject:Physical Electronics
Abstract/Summary:PDF Full Text Request
The method of developing signal generator based on NiosII embedded processor is studied in this paper. Taking NiosII soft-core as a MCU, combining a signal generated module that is realized with FPGA chip's resources build a system on programmable chip (SOPC) to realize a signal generator.This design includes two crucial modules: NiosII processor system and signal generated module.The NiosII processor system is equivalent to a microcontroller or"computer on a chip"that includes a CPU and a combination of peripherals and memory on a single chip. The term"NiosII processor system"refers to NiosII processor core, a set of on-chip peripherals, on-chip memory, and interfaces to off-chip memory (SDRAM and Flash) and off-chip peripherals. Some user defined peripherals (such as double port RAM, PWM, LCD, keyboard etc.) and their interfaces to Avalon Fabric Switch are designed, and the device drivers for the HAL are developed in C language.Signal generator module is composed of DDS module, modulation module and FIR low pass filter module.Most of the functions are completed on the FPGA, the outside auxiliary by DA transformation, enlargement and filter circuits then may realize the signal generator with the wideband, the high accuracy and restructure character.
Keywords/Search Tags:NiosII, SOPC, DDS, FPGA, signal generator
PDF Full Text Request
Related items