Font Size: a A A

Hardware Design And Simulation Of Audio Decoder Of MPEG-1 Layer2

Posted on:2008-06-19Degree:MasterType:Thesis
Country:ChinaCandidate:Y PanFull Text:PDF
GTID:2178360212476106Subject:Communication and Information System
Abstract/Summary:PDF Full Text Request
MPEG-1 Layer2 audio encoding and decoding has a wide use in occasions such as DAB and DVB. This paper mainly deals with how to realize the MPEG-1 Layer2 music decoding system using verilog language, so that the hardware IP core can be added to digital television solution by using the SoC technology.This paper puts a great emphasis on the hardware design of the MPEG-1 Layer2 music decoding system using verilog language, including function division of the decoding system, specification of each module, the algorithm realization of each module using verilog language, simulation of each module and the whole system.First of all, the paper has an introduction to the audio encoding and decoding principle, then has an analysis of the the encoding bitstream structure of the MPEG-1 Layer2 standard, so that the bitstream parsering part of the decoding system can be designed. The intra quantization algorithm and the subband synthesis algorithm have also been analyzed so that intra quantization module and the subband synthesis filter module have been designed.Following that, author uses Modelsim to have a simulation of each module and the whole system and uses Synplify to synthesize them. At...
Keywords/Search Tags:MPEG-1 Layer2, Audio Decoder, Verilog HDL
PDF Full Text Request
Related items