Font Size: a A A

Synchronization Algorithm And FPGA Implement In IEEE802.16

Posted on:2007-06-01Degree:MasterType:Thesis
Country:ChinaCandidate:S C DuanFull Text:PDF
GTID:2178360212465386Subject:Electromagnetic field and microwave technology
Abstract/Summary:PDF Full Text Request
Wireless broadband communication is developing with higher rate, wider ranging and mobility. IEEE802.16 technology fulfills the needs of wireless Internet. WLAN(Wireless Local Area Network ) resolves the problem of"last one hundred mile"access, while IEEE802.16 will become the best scheme of last one kilometer access.IEEE802.16 contains two standard : IEEE802.16d and IEEE802.16e. IEEE802.16d PHY contains three kinds structures: SC PHY,SCA PHY,OFDM PHY and OFDMA PHY. According to the characteristics of IEEE802.16d, this paper mainly analyzes the timing error estimation(Squaring Method without data aided) and the timing recovery(Feed-forward Method using Interpolation filters) of SC PHY, and designs a improved filters for IEEE802.16d.As well, the author researched much on synchronizations of SC PHY and OFDM PHY. A set of synchronization algorithms is brought forward for SC PHY and OFDM PHY of IEEE802.16d.As programmable logic device, FPGA is excellent fit for short-design period, little cost and venture. It can be modified and programmed time by time till satisfied with the design. It's convenient and agile, can accelerate the digital system designing. On base of synchronization algorithm, the article completes the implement timing error estimation and timing recovery. Through test of the module and system, the synchronization algorithm is proved to be stabile and feasible.
Keywords/Search Tags:IEEE802.16d, Timing Synchronization, FPGA
PDF Full Text Request
Related items