Font Size: a A A

Yield Modeling And DOE In PCBA

Posted on:2005-10-18Degree:MasterType:Thesis
Country:ChinaCandidate:Z M XuFull Text:PDF
GTID:2120360125966415Subject:Probability theory and mathematical statistics
Abstract/Summary:PDF Full Text Request
This paper introduces the statistics applications in the yield control of Printed circuit board assembly from the building of Yield Modeling and the DOE for printing parameter optimization. First by the compare of four statistical models, the path analysis method model has been proved to be the optimum one for Yield Modeling, then by the DOE of three factors and three levels, we found the best parameters setting to ensure the stability of printing.
Keywords/Search Tags:Yield, PCB, factor, DOE, printing
PDF Full Text Request
Related items