Font Size: a A A

Integrated circuit metrology by multilevel patterning technology

Posted on:2007-03-10Degree:Ph.DType:Dissertation
University:Louisiana State University and Agricultural & Mechanical CollegeCandidate:Jiang, LiFull Text:PDF
GTID:1448390005963383Subject:Engineering
Abstract/Summary:
A low cost, high accuracy method is described in detail for measuring image placement in integrated circuit manufacture. The method measures both the overlay between levels and the absolute placement of features in a single level. The overlay is measured by a technique which views multiple levels separately. The absolute distances between features on a test wafer are measured by comparing the features to precision gratings. Optical imaging techniques are described for viewing and analyzing the grating images, as well as for measuring distortions in the observing microscope and a video camera. These techniques permit image placement measurements to be made to an accuracy limited by that of available gratings, at present about 2 nm. In addition they were applied to a prototype encoder system, demonstrating the potential improvement in commercial encoders by a factor of more than 100.
Keywords/Search Tags:Integrated circuit, Image placement
Related items