Font Size: a A A

The design and implementation of a simple master/slave interprocess-communication module

Posted on:2001-06-05Degree:M.SType:Thesis
University:Florida Atlantic UniversityCandidate:Mandadi, Sanjay ReddyFull Text:PDF
GTID:2468390014452637Subject:Computer Science
Abstract/Summary:
We explored the portability of various OS concepts to silicon. We wish to develop intellectual property blocks of various OS concepts, so that an embedded system designer has the option to mix and match. As a first step we have looked at inter-process communication (IPC) and Process Scheduling. We have implemented simple hardware building blocks for these. In our problem we utilize two processors, one each assigned as Master and Slave. Master is in control and implements the OS algorithms, while the Slave executes the user/application code. We show that these OS building blocks can be implemented in the hardware. Future effort of our group is to build a portfolio of OS IP blocks and explore optimization for various applications.
Keywords/Search Tags:Blocks
Related items