| Network-On-Chip (NOC) technology requires high speed communications between the various parts on the chip such as the microprocessor, memory, digital signal processing modules (DSP), etc. As a result of their complexity, NOC architectures have high power requirements, which is a critical issue especially for portable battery-powered devices. In this project, various data encoding and decoding techniques are used in an attempt to reduce the power consumption on the NOC. Three data encoding schemes are presented and compared through simulations performed using the Verilog Hardware Description Language (VHDL). The results of the simulations show that two of the schemes reduce switching activities and consequently reduce power consumption to a considerable degree as compared to the baseline system. |
