Font Size: a A A

The Hardware Design Of The Integrated Missile-borne Computer

Posted on:2020-05-31Degree:MasterType:Thesis
Country:ChinaCandidate:Z D HuangFull Text:PDF
GTID:2432330596459204Subject:Engineering
Abstract/Summary:PDF Full Text Request
This paper takes a navigation integrated control device project as the research background,and expounds the hardware design of the missile-borne computer based on dual DSP+FPGA.Using a single computer to complete navigation and flight control task processing,not only effectively reduces the volume,cost and power consumption of the missile-borne computer,but also improves the reliability of the system.At the same time,the advantages of the dual computer system in the traditional design are completely preserved,that is,the navigation and flight control tasks are independently completed.This paper mainly studies and designs hardware circuits and FPGA-based data communication modules.The hardware circuit of the missile-borne computer is mainly divided into a power supply reset module,a core processor module and a signal interface module.The power supply reset module provides power and reset signals for each module of the missile-borne computer.The core processing module adopts dual DSP+FPGA architecture,the main DSP completes the flight control calculation,the secondary DSP completes the navigation solution,and communication between dual DSPs is achieved through the McBSP serial port;the FPGA chip is used for data acquisition and expansion of the peripheral interface,and communication between FPGA and DSP is realized through EMIF interface.The signal interface module mainly completes the electrical matching and isolation of the core processing module and the peripheral communication module.The data communication module based on FPGA adopts top-down design method and Verilog HDL hardware programming language to realize FPGA logic control in Xilinx ISE development environment,including voltage acquisition module,serial data transceiver module and CAN data transceiver module.Finally,the hardware circuit and the FPGA data communication module are tested.Firstly,the power-on test was carried out to ensure that the missile-borne computer board can work normally after power-on.Then,the voltage quantity acquisition module,the serial port data transceiver module and the CAN data transceiver module are tested to ensure that each module designed can achieve the function.The test results show that the missile-borne computer can meet the design requirements of the system.
Keywords/Search Tags:The missile-borne computer, FPGA, AD acquisition, Serial communication, CAN communication
PDF Full Text Request
Related items