Font Size: a A A

FPGA Implementation Of Image Acquisition And Transmission System For Ultra-high Frame Rate

Posted on:2019-09-10Degree:MasterType:Thesis
Country:ChinaCandidate:Z J YangFull Text:PDF
GTID:2428330572952162Subject:Engineering
Abstract/Summary:PDF Full Text Request
With the advancement and development of science and technology,the role of high-speed video in scientific research,industrial manufacturing,and daily life is increasingly important.At present,the development of high-speed cameras in our country is generally slow,and increasing the frame rate of the camera will increase the transmission bandwidth of the image data.Therefore,increasing the camera frame rate has always been a bottleneck in the development of high-speed cameras in China.FPGA is a field-programmable gate array,which has the advantages of programmable,high integration,high-speed parallelism and good stability,especially in high-speed parallel data transmission.Therefore,FPGA is very suitable as the main control chip for high-speed cameras.Based on this,this paper chooses FPGA implementation of ultra-high frame rate image acquisition and transmission system.Firstly,according to the selected LUX1310 image sensor and FMC connector,the image acquisition daughter card is built.The schematic diagram of the image acquisition daughter card is drawn with Cadence software,and finally the image acquisition daughter card is realized;then the whole scheme is divided into the following using the modularization idea.The main control logic,dynamic data alignment,non-uniformity correction,and optical fiber transmission modules,and hardware implementation of each module using Verilog code;then the problem of sampling instability caused by the delay of high-speed image data output by LUX1310 image sensor A dynamic data alignment algorithm that uses an incremental or decrement of dynamic adjustment delay to detect the edge of the data transition and measure the data width to ensure stable sampling of the image data at the edge of the sampling clock.This algorithm ensures robust reception of image data.At the same time,aiming at the problem of non-uniformity in the process of ultra-high frame rate image acquisition,a non-uniformity correction algorithm is proposed.The algorithm uses single-step cycle fine-tuning to obtain the offset correction factor and seeks for different light intensities.Gain correction factor to make the image appear The problem of non-uniformity has been effectively improved and image quality has been improved.Finally,an experimental platform based on the KC705 development board and dual-port 10 Gb E fiber-optic network card was built.The register reading and writing,data processing,non-uniformity correction,and actual image acquisition of the ultra-high frame rate image acquisition and transmission system were all completed.The actual test was conducted,and the final test showed that the ultra-high frame rate image acquisition and transmission system was working properly,and an image with a frame rate of 2443 fps and a resolution of 640*512 could be acquired.This design can be widely used in biomedicine,sports,energy and chemical industries,and has a good application prospects.
Keywords/Search Tags:FPGA, Ultra High Frame Rate, Dynamic Data Alignment, Non-uniformity Correction
PDF Full Text Request
Related items