Font Size: a A A

Research On Congestion Control And Low Power Design In Wireless Network-on-chip

Posted on:2019-05-29Degree:MasterType:Thesis
Country:ChinaCandidate:J F YangFull Text:PDF
GTID:2428330548485946Subject:Computer system architecture
Abstract/Summary:PDF Full Text Request
WiNoC is a new network architecture developed on RF interconnection.By integrating wireless interface components in the on-chip router,make the on-chip router the capable of sending and receiving wireless data.The wireless link bandwidth and transmission power consumption are superior to the traditional wired link,and wireless inherent broadcast properties make WiNoC has a strong flexibility and scalability.So far,a lot of antennas that can be integrated onto the chip have been implemented,which makes the WiNoC become a promising communication mode for multi-core on-chip interconnection.This paper researches the congestion problem and low-power design in wireless network-on-chip.(1)For congestion problems in WiNoC,a communication scheme called turning-restrictions is designed to reduce the amount of data entering the wireless routing node by filtering the data flowing into the wireless routing node.We define the source-destination node pair of the filtered data in the network is a restricted node pair.The restricted node pairs have the same attribute,that is,the WRs of the source node and the destination subnet are in the same row or the destination node is in the same column with the destination subnet WR.For the restricted node pairs,the scheme chooses a new routing path for data communication between them.The new path does not increase the average routing distance of the data packet.This reduces the short-distance packets occupation for the link resources on the WR path.In addition,the scheme uses VOQ routers in the network and designs a new router structure based on VOQ for wireless routing nodes.On the one hand,the VOQ mechanism eliminates the head-of-line blocking problem that occurs in WiNoC.On the other hand,due to this wireless router architecture,the wireless routing node will be able to more efficiently process the data on the wireless receiver,thus reducing the possibility of congestion between wireless communication node pairs.The experimental results show that the proposed scheme can effectively alleviate the data congestion of WiNoC wireless routing nodes.(2)For the low power design in WiNoC,a dynamic,fine-grained power gating solution is designed.WiNoC's wireless link is a shared resource,and under different MAC protocols,the channel utilization mode of the WiNoC and the working state of each wireless interface are also different.Commonly used MAC protocols in WiNoC include Token-based MAC and CSMA.For these two MAC protocols,scholars propose to construct a dynamic MAC protocol combining the two to maximize the utilization of wireless channels.This paper designs a dynamic power gating mechanism in dynamic MAC based WiNoC for fine-grained power gating of PA and LNA.In the wireless interface,as the most energy-consuming transceiver at both ends of the respective components,corresponding power gating in PA and LNA can achieve simple and efficient power save.Experimental results show that through the dynamic,fine-grained power gating design of WiNoC,the power consumption of data packet transmission can be reduced effectively.
Keywords/Search Tags:wireless on-chip network, wireless interface, congestion mitigation, low-power design
PDF Full Text Request
Related items